A Study of Hazards in Ternary Switching Circuits by Abecassis, Louis
UNIVERSITY OF ILLINOIS -  URBANA, ILLINOIS
A STUDY OF HAZARDS IN TERNARY 
SWITCHING CIRCUITS
Louis Abecassis
Report R-310 August, 1966
This work was supported in part by the Joint Services Electronics 
Program (U.S. Army, U.S. Navy, and U.S. Air Force) under 
Contract No. DA 28 043 AMC 00073(E); and in part by the Contract 
of the Air Force AF-AFOSR-931-66.
Reproduction in whole or in part is permitted for any purpose of 
the United States Government.
Distribution of this report is unlimited. Qualified requesters 
may obtain copies of this report from DDC.
iii
ACKNOWLEDGMENT
The author wishes to express his sincere thanks to Dr. Franco 
Preparata for his excellent support and to Professor Gernot Metze, his 
advisor, for his invaluable suggestions in the preparation of this paper. 
Thanks are also extended to Mrs. Divona Keel for typing the
manuscript.
iv
TABLE OF CONTENTS
Page
1. INTRODUCTION ................................................  1
2. A TERNARY SWITCHING A L G E B R A ....................    3
2.1 Definitions . ..........................................  3
2.2 Combinational Circuits ...............................  g
2.3 Karnaugh M a p s .......................................... g
2.4 Simplification by Map Methods.........................  10
2.5 Applications.......................................... 13
3. INTRODUCTION TO ASYNCHRONOUS SWITCHING NETWORKS ...........  17
3.1 Introduction . . ......................................  17
3.2 Analysis of Network Behavior with Stray Delays . . . .  18
4. STATIC HAZARD-FREE COMBINATIONAL NETWORKS ................. 21
4.1 Definitions...............................    21
4.2 Static Hazard-Free Theorem ...........................  21
5. DYNAMIC HAZARD-FREE COMBINATIONAL NETWORKS ................. 31
5.1 Dynamic Hazards........................................ 31
5.2 Dynamic Hazard-Free Theorem ...........................  33
6. HAZARD-FREE COMBINATIONAL NETWORKS .........................  38
7. CONCLUSION.......................  oQ
BIBLIOGRAPHY 40
11. INTRODUCTION
The popularity of binary switching theory arises from the availability 
of cheap, reliable binary memory and logic elements. Consequently, 
switching variables are assumed to be two-valued, represented e.g. by high 
and low potentials on the input and output leads of an electronic 
switching circuit.
This papier applies ternary switching theory to asynchronous sequential 
circuits. It is expected that such ternary circuits will find useful 
applications in digital control systems, in automatic telephony, as code 
checking and correcting circuits [ll], etc. Every practical digital 
computer constructed so far (with the exception perhaps of a computer in 
the USSR) has used some bistable device (vacuum tube or transistor flip-flop, 
magnetic core, etc.) as its basic static memory element. However, ternary 
memory elements are becoming more available [12,13] and improved information 
processing may result if the larger information-handling capability of 
multilevel dpvices outweighs the greater simplicity of binary devices.
Recently, a number of authors have been interested in the design of 
non-binary switching circuits. Lee and Chen [5], Berlin [6], and Gazale [7] 
consider only the algebraic aspect while the realization aspect of these 
circuits can be found in [14, 15, 16, 17, 18, 19]. Diode-triode schemes for 
the realization of ternary voltage switching circuits are outlined by 
Muehldorf [15] and Vacca [20]. The possibilities of designing multivalued 
networks by the use of binary-like switches have been emphasized by 
Baskin [4].
2A logical design theory for ternary voltage switching circuits has 
been developed by Yoeli and Rosenfeld [l]. In their paper, various 
simplification methods for combinational circuits are described, namely a 
map method and two algebraic methods.
In this paper, a brief description of ternary algebra, based on 
material in Yoeli's paper [l], is given in Sections 2.1, 2.2 and 2.3. In 
subsequent sections the simplification of ternary switching circuits using 
map methods is investigated. In Chapter 3 an introduction to asynchronous 
switching networks is presented, and in the following chapters the 
elimination of static and dynamic hazards in ternary switching circuits
is considered.
32. A TERNARY SWITCHING ALGEBRA
2.1 Definitions
The three values of a variable in ternary algebra will be represented 
by 0, 1 and 2. Let L = {0,1,2}. In L we define the (Post [8,10] or 
lattice [9]) operations of addition (+) and multiplication (•) by
x + y = max(x,y) 
x • y = min(x,y)
(1)
(L,+ ,*) is a distributive lattice with zero element 0 and universal 
element 2. The following laws hold for any x, y, z e L:
Idempotent: X + X = X X • x = X
Commutative : x + y = y + X X . y = y • X
Associative : (x+y)+z = x+ (y+z) X ’(y-z) = (x-y)-z
Absorption: x + x*y = X X* (x+y) = X
Distributive : x+y*z = (x+y) • (x+z) X* (y+z) = x •y+x•z
The elements 0 ,2 satisfy for every x e L
x + 0 = X X . 0 = 0
x + 2 = 2 x • 2 = X
There exist 3 = 27 different unary (one-variable) functions on L
to L. Some of them are listed in Table I below.
4Table I
Some Unary Functions
X 0X 1X 2X 01X 12X 02X
0 2 0 0 2 0 2
1 0 2 0 2 2 0
2 0 0 2 0 2 2
The following properties are useful:
lx =
0 i f  X 4  i
2 i f  x = i
i = 0,1,2
0 1 2 . x + x + x = 2
i J x • x =
01 0 1X = X + X
12 1 2X = X + X
02 0 2X = X + X
1 01 12X = X • X
(3)
A ternary function of n variables, fCx^.».^ ) satisfies the following 
Expansion Theorem:
a a
f(x,.. . , x ) =  S f(a , .. . ,a ) -x. ---x n
1 n («,....a) l n l nl n
(4)
5where the summation extends over all vectors a, , ... ,a with a = 0 1 or 2I n i ’
and i = 1,...,n.
Letting A = (a.,...,a ) , (4) can be written as i n
f (x , . . . ,x ) = £ 0 • x
1 " f(A) = 0 1
+ £
f(A) = 1
a a
i 1 n1 * x. • • • x 1 n
+ £
f (A) = 2
a ao 1 n2 • x. • • • x 1 n
£
f(A) = 2
a an
X n + 1 , S X 1 
n f (A) = 1 1
> • • •jX ) + 1 h(x.,...,x ) 1 n i n (5)
Equation (5) is the canonical sum form of f.
If a monotonically increasing sequence of values of a physical 
variable such as voltage is assigned to the logic value sequence 0,1,2, 
then the operations + (max) and •(min) can be realized by diode OR and AND 
circuits, in exactly the same way as in binary switching circuits. (The 
dual assignment of a monotonically decreasing sequence of voltage values 
is of course also possible.) The unary functions shown in Table I have 
the property that their values are either 0 or 2. Hence, the functions 
g and h of (5) assume only the values 0 or 2, the term 1-h then is either 
0 or 1.
Of the unary functions appearing in the canonical sum form of 
0 2f(x^,...,x^), both xi and x^ can be realized with a triode or transistor
6circuit [4] since their values are monotonic. Only x’*’ is difficult to
realize. However, by (3) each occurrence of x1 can be replaced by the
, . 01 12 _ 01 J 12product x • x whose factors x and x can be realized with circuits
0 2similar to those used for x and x .
2.2 Combinational Circuits
Consider a ternary combinational circuit with n input terminals 
xl*’**,xn and 3 single outPut terminal z (Figure 1). The performance of 
such a circuit is completely specified by a ternary n-variable function 
f (Xp . . . ,xn) = z.
Figure 1. An n-input, single-output ternary 
combinational circuit.
Just as in the binary case, such a function is conveniently represented 
by a table of combinations listing the function value for each of the 3° 
ternary vectors (cf. Table II). This table is called a truth-table.
Example: Consider the ternary function represented by Table II.
Its canonical sum form is:
z = f(X;L,x2) = g(x1,x2) + 1 • h(X]L ,x )
✓ \ 0 0 , 0 01 12 01 12 0 
g ( X ; L , X 2 )  =  X :  • X 2  +  K l  • X 2  . X 2  +  X]L * X ± • X 2
. 2 0 + X1 • x2
where
Table II
A truth table.
X1 X2 z
0 0 2
0 1 2
0 2 1
1 0 2
1 1 0
1 2 1
2 0 2
2 1 1
2 2 1
8h < V x2> " x!° • x22 + xl01 • x!12 ' x22 + xl2 • x201 • x212
+ * 2 • x22
Hence fix^x^ is
f(x15x2) = x 0 , 0  01 12 01 12 0 x2 + X;L • x2 • x2 + xl • x1 • x2
+ x. 0 . , 0 2 01 12 2 x2 + 1 • (xl • x2 + X]L • x1 • x2
, 2 01 12 . 2 2* + xi * x2 • x2 + *l • x2 )
2.3 Karnaugh Maps
As in Boolean algebra, a Karnaugh map may be used to represent ternary 
functions in a geometric form. We will describe in Section 2.4 how this 
Karnaugh map may be used to obtain different expressions for a ternary 
function and how the various expressions may be viewed as representing 
different logical networks.
The Karnaugh map is, in fact, a rearrangement of the truth-table.
Figure 2 is the map representation of the truth-table (Table II) shown in 
the previous section. This is a two-variable ternary Karnaugh map.
A map for two variables has nine squares, a map for three variables 
has 27 squares as shown in Figure 3, and a map for n variables would have 
3n . However, for more than 3 variables, the usefulness of the Karnaugh 
map is limited due to the large number of combinations.
For three-variable functions we can draw a three dimensional map 
(Figure 3.a) or a two dimensional map (Figure 3.b). For the two dimensional 
map we must consider (C(),c3), (c^Cg), (Cg,C()) adjacent, and (c2,c3> 
non-adjacent.
90
X 2
1
CM
0 2
CM
1
X 1  1
2 0 1
CM CM
1 1
Figure 2. Karnaugh map of Table II.
X2
0 1 2 0 1 2 0 1 2
c0 C1 c2 c3 c4 c5 c6 c7 c8
c9
0 1 2
*3
(a) (b)
Figure 3. Three-variable maps.
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2.4 Simplification by Map Methods
In a Karnaugh map each square must contain only the value 0, 1, 2 or d 
(don't care). We will call a square containing a zero a 0-square, etc.
Thus the map is composed of four kinds of squares:
0-squares, 1-squares, 2-squares, and d-squares.
A d-square ultimately becomes a 0-,l- or 2-square.
As we have already seen the canonical form of the function represented 
by the map is:
f(x1,...,xn)
an
n a .l 0 , 1,2
Hence each square of coordinates A = ^»...»a ) must be represented in 
the canonical form by a term which is:
a^ a
for a 2-square: x. ••• x n1 n
a.. a
1-square: 1 • (x ••• x n)1 n
0-square: no term.
Adjacent squares have coordinates which differ in only one variable.
We will define a set as a rectangular parallelepiped (of n dimensions 
or less for n-variable functions) containing only squares of the same 
kind (and possibly d-squares). We have three kinds of sets: 0-sets, 1-sets
and 2-sets.
11
If a^,...,a are the coordinates of a square, a 2-set containing this 
square can be represented by:
aibi
a . b1 i
a b n n with b. = 0,1,2 or empty.
Not all terms need appear. In the same manner a 1-set containing
the above-mentioned square can be represented by the product term:
a,b. a b, , 1 1  n nN1 • (x •*• x ) .l n
By decomposing the map into these special sets we can simplify the 
function. The principle of the map method consists therefore of combining 
squares into the largest possible sets. The combination of squares can be 
worked out by the following rules:
Theorem 2.4.1: Adjacent squares belonging to the same set can be
combined.
Theorem 2.4.2: 2-squares are considered as 1-square for the formation
of a 1-set.
Theorem 2.4.3: A square can belong to more than one set.
We are going to prove these three theorems successively.
Proof of Theorem 2.4.1: The proof can be derived for the 2-set case
and for the 1-set case.
Consider two adjacent 2-squares (a.,...,a . ,...,a ) and (a,,...,b ,...,a )1 j n l j n
where a. 4 b.. We can write f as:J J
a, a . a
f(x ,...,x ) = f'(x,,...,x ) + x, ••• x. J ••• x n i n  i n i  j n
a, b . a, 1 j n
1 J n
and we want to replace it by
f(x1,..
a, a .b . a
.,x ) = f' (x ...,x ) + x • • • x. J J ... x n . n i n l j n
In both cases we have:
f(a1,.. ,a ) - f1 (a, ,...,a.,...,a ) if a . 4 a . and a . J n 1 J n J J J
or if for at least one i. we have a. 4 a.1 1
f(a1,. .• > • • • >an) = f*(a1,...,a^  ,...,an) + 2 = 2
if a . = a . or a . = b . 
3 J J J
which is the proof of Theorem 2.4.1 for the 2-set case.
For the 1-set case we consider two adjacent 1-squares (a^,
and (a.. , . . . ,b . , . . . ,a ) and we want to replace l j n
f(xl5...•>X ) = f ' ( x X  ) + 1 • (x 1 ••• X. j ••• X nn 1 n 1 j n
a, b . a
+ xn ••• x .•*••• x n)1 j n
by
f (Xp . . .
an a.b. a
>x ) = f'(x ,...,x ) + 1 • (x ••• x. J J ... x n) n I n  1 j n
In both cases we have
f(a1,... ,a ,...,a ) - f'( a a . , ,a ) if a. ^ a. and a .j n
or if for at least one i we have a. 4 a.i l
a ) = f ' ( a a a  ) + 1 if a. = a. J n i j n J J
or a . = b . 
3 3
which is the proof of Theorem 2.4.1 for the 1-set case
13
Theorem 2.4.2 is proved by considering two adjacent squares:
a 1-square 
and a 2-square
The corresponding function is:
. . ai bi • x
. . ,an
. . ,an
a. b
+ x 1 x. J1 J
+ 1 * (x.
The 2-square can always be expanded into
b.
a. J an \x ) . n
1 Jx. • • • x .1 J
a a
x n + 1 • (x • • • x .n 1 J
b . aJ . n\ ^ ... x )n
without altering f. Then the second term can be added to the 1-portion of f, 
Theorem 2.4.3 is a generalization of Theorems 2.4.1 and 2.4.2.
2.5 Applications
At this point it is interesting to draw the logical circuit which 
represents the function given by Table II (see Figure 4).
. 0 0 , 0 01 12 01 12 0 2 0 
f = X1 ” X2 + X1 ’ X2 ' x2 + X1 * xl * x2 + x1 • x2
/ 0 2 , 01 12 2 2 01 12 + 1 • (x1 • x2 + x1 • x1 • x2 + Xl • x2 • x2
+  X . x22) .
We see that we need 8 unary function elements to form x^, x ^ \  xl ^ ’
2 0 01 12 2Xf , x2 , x2 , x2 , and x2 (not shown), 9 ANDs, and 3 ORs. The 
total number of elements is thus 20. Note that some of the ternary ANDs 
and ORs in fact have only two possible output values.
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al b.x. J Jf(xx,...,xn) = f'(x1,...,xn) +
i
Xi **•
+
a
1 • (xx 1
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a
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+ 1 • (x.
+  x i • x „ • x _ +  X . * X - * X „ +  X -2 1 2 2 1 1 2 1
0 2 0 1 1 2 2 2 0 1 1 2
• X - +  x 1 ‘ x . • x  - + x . x rt x rt
2 0 
* X2
2 2.+ *1 • x2 ) .
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total number of elements is thus 20. Note that some of the ternary ANDs 
and ORs in fact have only two possible output values.
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O
Figure 4. Logical circuit of Table II with f in its 
canonical form.
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It is worthwhile to show how the preceding theorems are applied in 
going from the canonical form to a reduced form. The function f with the 
sets as shown in Figure 5 can be written
f = x2 + x1 • x2 + 1 • (x2 + X ) .
The logical design of the reduced form of f, shown in Figure 6, uses 
only 5 unary function elements, 2 ANDs, and 2 ORs. The total number of 
elements is reduced from 20 to 9.
16
x1
Figure 5.
0
1 
2
Map representing f of Table II with sets.
0 1 2
V )2 ) (lìr
2 0 1
( 2KJ 1
'v\
0
Figure 6. Logical design of the reduced form of f.
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3. INTRODUCTION TO ASYNCHRONOUS SWITCHING NETWORKS
3.1 Introduction
No matter what type of switching elements we use to construct a 
sequential network, there will be an inherent time delay associated with 
the operation of each of the elements. Furthermore, time delays occur 
for signals being transmitted along the interconnecting wires from the 
output of an element to the inputs of other elements.
Consider the decision element idealization of a gate circuit as shown 
in Figure 7.
Figure 7. Decision element idealization of a 
gate circuit.
The delay which occurs between the time that inputs are supplied to the 
element D and the time that the output assumes the value designated by 
the function z = f(x^,...,x ) is called an element delay. Similarly, the 
delay for transmission from the output of an element to the following 
input element is called the line delay. Thus we can replace Figure 7 by 
Figure 8. The line delay and the element delay can be simulated by only
18
one line delay which is the sum of the two delays [2]. This practice is 
used in the sequel.
Figure 8. Another representation of Figure 7 
showing line and element delays 
explicitly.
3.2 Analysis of Network Behavior with Stray Delays 
Let us consider the function f
, 12 0 , 0  01f = xi • *2 + ° x2 + 1
represented by the map of Figure 9 and the 
Suppose that the initial inputs are x^  
elements have reacted to these inputs. The 
are:
, 02  ^ 2. (x1 + x2 )
logic diagram of Figure 10.
= 0 and x2 = 0 and that all 
signal values of the circuit
a = 0 , CMII CMIIO d = 2, e = 2, i = 0
011> CMII CMII m = 1, and f = 2
Now if the input x changes from 0 to 1, the output f should remain at 2.
However, when x1 changes, the values on the lines a, c, and e will change
(
19
Figure 9. Map representation of f.
x 12
not necessarily identical,
Figure 10. Logic diagram of f for = 0 x2 = 0.
0
20
eventually and force the lines j, k, i and m to change. During these changes 
we can have the following cases.
^^\signal
time j k m f = j+k+m
h 0 2 1 2
C2 0 0 1 1
*3 0 0 0 0
C4 2 0 0 2
Thus we can get temporary values of 1 and 0 before we again reach the 
correct value 2 for f. Such a temporary value on the output line could 
cause erroneous operations, especially if this circuit is connected to 
another one. This erroneous behavior is called a hazard. We can avoid or 
circumvent this hazard by reducing the reaction time of the network which 
follows. However, this approach may slow the network down considerably.
We will investigate the elimination of hazards by algebraic methods.
If we modify the network of Figure 10 by adding a term to the
final OR element, then the hazard disappears.
In the modified network, represented by the function
f = x„ + x 12 + x. 01 + 1 (x 02 + x2 ) ,
no hazard occurs when the input combination changes from a 2-square to an 
adjacent 2-square or from a 1-square to an adjacent 1-square.
4. STATIC HAZARD-FREE COMBINATIONAL NETWORKS
4.1 Definitions
A network is stable under an input combination (a.,...,a ) when the1 n
output of each element in the network assumes the value indicated by its
inputs for the function associated with the element and the output of each
stray delay (element and line delay) is equal to its input.
When an asynchronous network is stable under an input combination
(a^,...,an), it will stay stable and the output will have the value
f(a^,...,an) until another input combination is applied to the network.
Let us consider a network having two adjacent inputs, (a^, ... , a , a
and (a,,...,b .,...,a ), such that 1 j n
= f (a ^ , . . . , b^  , . . . , a^) .
The change of input from (a ...,a . ,...,a ) to (a.,...,b .,...,a ) is calledi J n 1 j n
a static hazard [3] if the output has a transient value different from 
f(a^,...,a ,...,a^ ) before the network becomes stable.
4.2 Static Hazard-Free Theorem
The static hazard-free combinational network theorem similar to the 
one in 2-valued switching algebra [2] is:
Theorem 4.2.1: A network is static hazard-free if and only if:
1) each pair of adjacent 2-squares is covered by at least one
2-set of the network.
2) each pair of adjacent 1-squares is covered by at least one 1-set 
of the network.
3) a change of input from 0 to 2 or from 2 to 0 is not allowed.
22
Firstly, it can be shown by means of an example that the third part 
of Theorem 4.2.1 is necessary.
In Figure 11 we have the map representation of the function f
ç 01 !2 . , / 0 02*f = X1 * X1 + 1 • (x2 • x1 ).
It can be readily checked that there is one and only one static hazard in 
the circuit of Figure 12. This static hazard occurs when the input 
combination (x^x^) changes from (0,0) to (2,0) which are adjacent input 
combinations since only one input changes at one time. We cannot avoid 
this hazard and this can be explained physically. We know that 2 represents 
a high level voltage, 1 a medium level voltage and 0 a low level voltage. 
When the input changes from 2 to 0 we must pass through the input 1 and 
if the circuit is sensitive to this input 1, we may have a hazard at the 
output.
4.2.2: Before proving the two other parts of Theorem 4.2.1, let us
show that we can replace the product term
Ti “ xi
aibi 01 12 x . • x .J J
a b n n xn
by
a b n n
n
without any restrictions on static hazards. We have
T1(«1,., ’ ,ar? T2 (a i ’ * ’. , 1 , . . . , Ci^) - 2 if a. = a. or l l CL. =l b.l
T1(«1,.. ••’% )  = w * = 0 if a. = a.l l or a.l = b.l
and a. = J 0 or 2
T1(a1,..-•»a.,* .. ,«n) = t2 (**]_» •' • -“j.... “n* = 0 if at least one
a. 4 a. and b.. i i  l
23
0 1 2
1 0 0
( 2 2 2)
i
_i_
0 0
Figure 11. Map representation of f.
01
Figure 12. Logical design of f for = 0 -* 2, = 0.
24
The two product terms have the same truth table but we have to check now 
if the two terms have the same behavior when one input (of coordinate 
different from j) changes from 0 to 1 or from 1 to 2.
We must consider only a change of input which does not alter the 
value of the function (or the value of the output) when the network is 
stable. So the only possible changes are:
- ai “* a\ = and vice-versa (f = 2) ,
and, if b. is empty,
4 a a\  ^ ai an<^  vice-versa (f = 0) 
* a± *
During these changes, the output of the unary function elements x 01 x ^
i j jand x^ will not change, so we can write Theorem 4.2.2.
a i bn /~>i -i« a b
Theorem 4.2.2: A product term x, ••• x • x • • • x n n  can1 j j n
ai^l 1 a bbe replaced by x^ * 0 * x ••• x^ without any restriction concerning
static hazards.
We can easily see that the previous restriction on the change of input
from 0 to 2, in order to prevent static hazards, is due only to the term 
01 12 T ,x. ’ x. . Indeed if we haveJ J
f ,. .. ,0 ,.. . ,«n) - f (ff^ ,..., 2,... jQt^ ) = 0
and if cl^  = a^ or b^, when we change the input combination from 
(al,...,0,...,a^ ) to (a^,...,2,...,a ) we have a static hazard (cf. Figure 13). 
4.2.3. Let us prove the first part of Theorem 4.2.1.
25
aibi
x.
x
X
a .
0 - 2
n a
Figure 13. Static hazard due to x.J
01 12x. if we J
permit the change of input 0->2.
Let two adjacent 2-squares be (a^,...,a^,...,an) and (a^,...,b^,...,an) 
A 2-set containing (a.,. . . ,a . ,. . .,a ) and not containing (a1,...,b.,...,a )
can be represented by:
(2) alBl s = x.a. 1
a .0 . a 3
x.  ^ ••• x n n with 6. 4 b. . J n J J
A 1-set containing the same 2-square can be written as:
/nN a.,6, a .3. a 3
C1) 1 / 1 1  J J n n \ - ^ u o ^ us = 1 • (xn ••• x. ••• x ) with 3 . b . .1 J n j j
The collection of 2-sets and 1-sets containing the previous 2-squares is:
S <2> + S = I x "161 ••• x
aj aj 6 . 1 -1
a .3 . a 3J J ... V n n
a 3,  a .3 . a 3
+ 1 • E (xn ••• x .  ^ ••• x n n) with 3 . 4 b . .
B. 1 J n J J1
On the other hand, the group of sets containing (a^,...,b ,...,an) and 
not containing (a^,...,a^,...,an) is:
26
/ o\ a B a . b . a 6
S <2) + Sk (1) = £ V 1 1 ... x. J 3 ... X n n 
hj bj 8. 1 J
a..B, a.b. a B
. i v  1 1  J J  n n . .+ 1 • £ x.. ••• x.  ••• x with a .  4 a. .
B. 1 J n J J1
The function f can then be represented by
s <2> a .
3
(^1 »•••>Xj,... . ,x ) + S ^  (x, , . , ’ n a . v 1 ’
3
. . ,x ) n
V (2)
3
(x1 ,...,x ,.,•••xn> +  sb . a ) ( x i ’"  
3
, . ,x ) ’ n'
f  (x1 ,...,x ) , n
where the function f' represents all the terms which are not represented
by the sets S and S, .a . b .3 3
We have the following equalities:
( 2)S vw (a , . . . ,a . , . . . ,a ) = 2 a . 1 i n3
sb (2) (a1>...,a ...,an) = 0
3
Sa (1) (a1,...,a an) = 1
3
Sb (1) (a1>...,a ...,an) = 0
3
S (2) (a1,...,b..... a ) = 0a. 1 i n3
Sb (2) (ar ...,b an) = 2
3
(1)S (a , . . .  , b . a  ) = 0 a. 1 ’ 5 i ’ ’ n3
Sb (1)(ai.... b .... an) = 1
3
and we also have
f  (ax,...,a ,. ••>an) = f*(ar •••>bj,
f(ax,..• , 3 ^ , . . . ,an) = f (a1? . . . ,b , .
27
Let us consider the behavior of the different Sfs when the input combination
changes fromchanges from (a^ . .. ,a^  ,. . . ,an) to (a1,...,b ,...,an) . ^
2 to 0 without passing through any other transient value since each term
sa  ^ follows the same rule.  ^  ^ changes from 0 to 2 without passing
 ^ J (X) ('21through any other transient value. S has the same behavior as S v 'a . a .
J ('ll Jbut we have to replace 2 by 1. It is the same for which corresponds
rn Q (2) jtoo,b ,J
In addition, for the considered transition where f ( x . ,...,x 1 = 01 j n
for both combinations, an AND-element cannot produce a temporary output of 
2 or 1. Thus the behavior of f depends on the behavior of the sum of the 
different S’s. If no is present we have a hazard 0 in Figure 14 when
we have the transition a . -* b .J J
x . J a . -* b . J J
( 2)
Figure 14. One hazard occurs.
If one  ^ is present we can have an output sequence 2-1-0-2 or 2-0-1-2 
and if the four S’s are present as in Figure 15, we can have 2-1-0-1-2 at 
the output.
x.
x . J
xn
a . J
Figure 15. Three hazards occur.
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If we now add a 2-set containing the two adjacent 2-squares, we will
( 2)have to add a term sa . b . J J
to f.
(2) alBl
8a.b. = X 1J J
• • • x .J
a . b . J J a 6 n n
We know that
( 2)
a .b . ' 1' ' jJ J
( 2 )‘n7 "a.b. V“1J J
s , (a., , . . . , a . , . . . , a — s ^  u ( a , , . . . , b , . . . , a }  — 2
a . b .
and during the transition a. -» b., the term x. J J is equal to 2, theJ J J
remaining ones retaining their values. Thus, during the transition, S ( 2)a .b . J Jremains equal to 2. We can represent the new circuit by Figure 16. The 
static hazard has been eliminated.
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4.2.4. The proof of the second part of Theorem 4.2.1 is not very different 
from the previous one. Here we have
f(x1» >Xn} =
(1) (x1’ 'Xn} + S,
(1) (xV ’Xn} + f* (x1’ ,Xn}
the function f' representing all the terms which do not appear in S (1)
and S, (1) During the transition a b., if there is no 1-set common to J
the (a^,...,aj,...,an) and (a^,...,,...,a^ ) squares, the behavior of the
circuit shown in Figure 17 results.
If we add one or more 1-sets containing the two adjacent 1-squares, we will
(1)have to add the term Sa . b . J J
S h <» . 1 . I x/ 1®1 a .b. 1J J B.j j 1
a .b . J J x
a 6 n n
The circuit behavior during the transition a^ b^  is shown in Figure 18; 
the static hazard has been eliminated.
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4.2.5 We have now to show that for any transition between two adjacent 
input combinations for which f(x1,...,x ) = 0 for both combinations, there 
is no possible static hazard.
Let 2 adjacent 0-squares be (a ...,a . ,...,a ) and (an,...,b . ,...,a ).1 j n 1 j n
f  (a y > • • • > , . . . , a^) = f  (a ^  , . . . , b^  , . . . , a^) = 0.
The function f does not contain any term of the form
a iBi a .B. a BJ J n nx . J • • • x
with a. or B . equal to a . or b .J J J j
temporary output of 2 or 1. This
or (x
a 8, n 1 x , J
a.6.J J a B n nN x ) n
So no AND element can ever provide a 
concludes the proof of Theorem 4.2.1.
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5. DYNAMIC HAZARD-FREE COMBINATIONAL NETWORKS
In this section we are going to investigate another kind of hazard: 
the dynamic hazard. The following example will give us an idea of such a 
hazard.
5.1 Dynamic Hazards
Let us consider the same map as in Figure 9 but with a different 
arrangement of sets as shown in Figure 19. The corresponding function is
f = + x. 01 + 1 (x12 + x22) ,
and the logical design is represented by Figure 20.
This circuit is static hazard free. Suppose that the initial inputs 
are = 0, x2 = 1 and that all elements have reacted to these inputs.
The signal values of the circuit are
a = 2, b = 2, c = 0, a. il o
e = o, CMII00 h = 0, i = 0,
and f = 2.
Now if the input x^  changes from 1 to 2, the output should change from 
2 to 1 without taking any other value during the transition. However, 
when x  ^ changes, the value on the lines b and c will change eventually and 
force the values on the lines g and i to change. During these changes, we 
can have the following cases:
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0 1 2
r   ^
s i . 2 )~ l
2 0 l
u 1 J
Figure 19o Map representation of f,
1 - 2
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^^signals
time e 8 i f = e+g+i
4 0 2 0 2
C2 0 0 0 0
t3 0 0 1 1
So we can have a temporary value of 0 before we reach the correct value of
1 for f. This hazard has the same prejudicial effect as a static hazard.
We will give it the name of dynamic hazard [2,3].
The following pages will show how to eliminate these dynamic hazards
from a circuit. We already see that we can eliminate the dynamic hazard
0 12in the previous example by adding the product term 1 ° (x^ ° x2 ) to
the function f. This term corresponds to a l-set containing the 2 adjacent 
squares (0,1) and (0,2). For this 1-set the 2-square (0,1) is considered 
as a don’t care condition.
5.2 Dynamic Hazard-Free Theorem
The dynamic hazard free combinational network theorem similar to 
the one in 2-valued switching algebra [2] is:
Theorem 5.2.1: A network is dynamic hazard-free if and only if:
1) each pair consisting of a 2-square and an adjacent 1-square is 
covered by at least one 1-set of the network,
2) no pair consisting of a 2-square and an adjacent 0-square is
allowed.
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5.2.1 Before proving Theorem 5.2.1 let us show that we can replace the 
product term
by
Ti =
aibi 01 12 x. • x.J J
a b n n xn
T2 " X1
albl 1X .J
a b n n xn
without any restrictions on dynamic hazards.
We have already seen that there is no restriction on static hazards. 
The only transitions that we will have to investigate are;
= 0 b^  = 1 and vice-versa,
aj = 1 “* b = 0 and vice-versa,
a. = a. or b. -* a. 4 a. or b.. i i i 1 1  i
In the first two cases, T^ and T^ have the same behavior during each 
transition since only one term x of changes. This term has the same
variation as x.^.J
In the third case x , x .12 and x .1 do not change and T and TJ J J 1 2
still have the same behavior. So we can write
^ 1^ 1 ni 19 a bTheorem 5.2.2: A product term xn 1 ... x . • x. ••• x n n can1 j j n
3lbl 1 a bbe replaced by x^ *'* Xj ’*° Xn without any restriction concerning
dynamic hazards.
5.2.2 Firstly, we will show that there does not exist any dynamic hazard 
in the transition between a 1-square and an adjacent 0-square.
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Let us consider the transition between two adjacent input combinations
(a.,,..,a ,...,a ) and (a ,...,b .,. . . a ) such that 1 J n i j n
f (a1,. . . ,a^  ,. . . ,an) = 1 and f (a^ .. . ,b , .. . ,an) = 0.
We can represent f as:
f = S ^  + f' . a .J
During the transition from a. to b., S ^  changes from 1 to 0 withoutJ 1 a . °J
passing through any other value. Furthermore we have already seen that f* 
does not take any value other than 0 during the transition. So there is no 
dynamic hazard in this transition.
5.2.3 Now we will consider the transition between a 2-square and an
adjacent 1-square (a,,...,a.,...,a ) and (a ,. . .,b . ,...,a ) respectively.J- J n i j n
We have:
f (a1, . . . ,a_. , . . . ,an) = 2 and f (a^ .. . ,b , . . . ,an> = 1.
The function f can be represented by:
f = S ^  + S ^  + S ^  + f» . a . a . b .J J J
During the transition from a. to b., S ^  changes from 2 to 0, S ^J J a ’ a.
(1) J Jfrom 1 to 0, from 0 to 1 without any hazard. f' is always equal to
j
0. The sum f changes from 2 to 1 but with a transient value of 0 as
shown in Figure 21.
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(2)
a .
x . J a . -* b . J J
Figure 21. One hazard occurs.
But if we add to f a term ^ ^  which represents one or more sets
j J
covering the adjacent 2-square and 1-square combination, we have
Sa.b. (*]_,••• ,a a ) ~ sa b  ^  ^(a . . . ,b ., . . . ,a J  = 1
J J J j J
and in the sum f as shown in Figure 22 the transient value 0 cannot occur
c (2)
x . J a . -* b . J J
n
Figure 22. No hazard occurs when we add S (1)a . b .J J
5.2.4 We will consider the transition between a 2-square and an adjacent 
0 -square (a^,...,a^,...,a^) and (a^,...,b , . . . respectively. We have:
f(a ,...,a ,...,a ) = 2 and f(a ,...,b .,...,a ) = 0.J n i j n
The function f can be represented by:
f = S ^  + S ^  + f' . a . a .J J
During the transition a -* b , S ^  changes from 2 to 0, S ^  from 1 tJ J d j a .
0 without passing through any other value; f  is always e q u a A o  0 during
the transition. The sura f changes from 2 to 0 with a transient value of 1 
as shown in Figure 23.
s (2)
X1 a. a . .1 j• • s <»
X  .J a . -» b . 3 J
a . 
3
Xn an
f*
Figure 23. The dynamic hazard
We cannot eliminate this dynamic hazard. This can be explained physically: 
when the output value changes from 2 to 0, it necessarily passes through 
the value 1, which is a hazard. We must then introduce a restriction on 
the definition of f by stating that in the Karnaugh map a 2-square and a 
0-square must not be adjacent. This concludes the proof of Theorem 5.2.1.
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6. HAZARD-FREE COMBINATIONAL NETWORKS
A network is hazard-free if it is static hazard-free and dynamic 
hazard-free. By using Theorems 4.2.1 and 5.2.1 we can give the results 
of our investigation in Theorem 6.1.
Theorem 6.1: Temporary erroneous outputs from networks without
feedback can be eliminated by the following rules:
1) By insuring that
- each pair of adjacent 2-squares is covered by at least one 2-set 
of the network,
- each pair of adjacent 1-squares is covered by at least one 1-set 
of the network,
- each pair of adjacent 2-square and 1-square combinations is 
covered by at least one 1-set of the network,
- no pair of adjacent 2-square and 0-square combinations appears 
in the Karnaugh map representing f.
2) By restricting changes of inputs to a single variable changing 
at any one time, a change from 0 to 2, or 2 to 0 not being permitted.
3) By waiting a sufficient length of time between input changes for
all elements to become stable.
7. CONCLUSION
A study of elimination of hazards in ternary switching circuits has 
been presented. This hazard elimination is possible for the functions 
which can be represented by a Karnaugh map where no pair of adjacent 
2-square and 0-square combinations appears. The number of such functions 
of one variable is 17 out of 27 possible functions. In the case of two 
variables, the number is 2021 out of 19683. A computer program to solve 
this problem in a straightforward manner would take years of computation. 
Further research in this direction is suggested.
However, we note that the ratio of the number of useful functions to 
the number of possible functions, which is 0.62 for n = 1, becomes 0.10 
for n = 2. We may speculate that this ratio decreases considerably with n 
Even with the previous restriction, the functions in ternary algebra are 
more numerous than the functions in binary algebra, where the number of 
one-variable functions is 4 and the number of two-variable functions is 16
40
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